

**ABSTRACT OF THE DISCLOSURE**

[0048] Cache coherency is maintained between the dedicated caches of a chip  
multiprocessor by writing back data from one dedicated cache to another without  
5 routing the data off-chip. Various specific embodiments are described, using write  
buffers, fill buffers, and multiplexers, respectively, to achieve the on-chip transfer of  
data between dedicated caches.